The fabrication process of a two-dimensional position sensitive radiation detector (2-D PSD) with a 4 cm 2 active area is presented. Critical steps in the fabrication are emphasised . Edge effects represent critical problems in producing large area ion implanted silicon radiation detectors with low leakage currents and a high breakdown voltage (BV) . Two methods have been used to increase the breakdown voltage of the junction : the use of i) floating held limiting rings (FFLR) and ii) field plates (FP) . Several situations have been simulated analytically and numerically. A comparison of the theoretical results with the measurements realised using the detectors is presented. It is shown that a substantial improvement in the BV of the detector can be achieved by these methods.
Introduction
The fabrication process of a large area two-dimensional position sensitive detector (2-D PSD) with a total area of 24 X 24 mm2 and an active area of 20 X 20 mm2 is presented in this paper. Critical steps in the fabrication are emphasised. This detector is to be used to a magnetic spectrograph employed for surface, interface and thin-film analysis, which is being developed at the "Laboratorium voor Algemene Natuurkunde, and Materials Science Centre" of the University of Groningen in The Netherlands [1] . The duolateral type PSD has a resistive layer on both sides and one pair of parallel electrodes on each side . This type of detector has been extensively used as a photodetector [2] . The electrodes on one side of the detector are perpendicular to those On leave from the Technical University of Budapest, Hungary.
on the opposite side. The front surface also serves for injection of the reverse biased signal to the junction . The duolateral type shows a better linearity than the tetralateral detector which has the four collecting electrodes on one side [2] . We have chosen the duolateral type because of its superior position linearity. However, the fabrication process of this detector is more complex because both sides of the silicon wafer have to be processed. Fig. 1 shows a three-dimensional view of the duolateral 2-D PSD. The particles bombarding the p-njunction surface of the detector create free electron holes which are separated and swept to the collecting electrodes by the existing electric field. Each particle gives a current pulse which is detected with a chargesensitive amplifier. The position and energy of the particle can be measured with relatively simple circuitry. The implanted p layer represents a window which is crossed by the impinging particles before they reach thẽ depletion layer. The particles lose part of their energy in this window where a "dead layer" is present . As a consequence there is a decrease in the pulse height and a tail in the radiation spectrum . The dead layer is a heavily damaged layer with a very small carrier lifetime which is estimated to be as small as 100 ps within the first 1000 A of the surface [3] . Therefore the p-njunction of the detector must be as shallow as possible. Generally, the values achieved in practice are between Several situations have been simulated analytically as well as numerically by using the two-dimensional device and process simulation program TRENDY [6] . A comparison of the theoretical results with the measurements realised using the detectors will be presented. It is shown that a substantial improvement in the breakdown voltage of the detector can be achieved by these methods. Fig. 2 shows the flow chart of our 2-D PSD. Eight masks were used for the fabrication of the detector : four for the front side which contains the p-n -junction and four for the back side. Float zone (FZ) silicon wafers polished on both sides were processed and a 2 tm photoresist layer was used to protect the unprocessed side against unwanted etching and scratching . The choice of a highly ohmic n-type silicon with a resistivity of 3 kQ cm was dictated by the demand for the lowest possible capacitance and the largest possible depletion layer. A (100) oriented silicon substrate was used because the lowest values for fixed oxide charge density and interface-trapped charge density are obtained for this type of crystal orientation . The leakage current I, of the detector is mainly the sum of the three components : i) the saturation current due to minority carriers, ii) the generation current which is mainly due to recombination centers constituted by impurity atoms or structural imperfections associated with energy levels in the forbidden band of silicon, and iii) the surface leakage current. The components i) and iii) are neglected here because the detector is fully depleted ; thus there are no diffusion currents and the surface is passivated. However, m practice these contributions may still be of varying importance . The leakage current I, is then given by the generation current 1 . which is inversely proportional to the minority carrier lifetime -r :
Fabrication process
where A and d represent the area and the depletion layer depth of the detector, respectively. The constants q and n, are the values of the electronic charge and the silicon intrinsic density, respectively . Therefore, according to eq . (1) it is important to have the highest carrier lifetime possible in order to minimize the leakage current . The amount of high temperature treatments which
may lead to a dramatic and irreversible degradation of the bulk carrier lifetime [7] should be reduced. The carrier lifetime of our starting material was 4.9 ms as given by the manufacturer Topsil . Furthermore, thorough cleaning must be done before each high temperature step in order to avoid unwanted impurity incorporation into the material . In fact, metallic impurities diffuse rapidly into the bulk silicon at high temperatures and introduce high recombination center densities which degrade the carrier lifetime . The silicon wafers were cleaned following a standard cleaning procedure using fuming HN03 and boiling 65% HN03. Etching with HF as a final step was not performed because it has been reported that this step significantly enhances the rate of impurity adsorption on a silicon surface [8] .
The field oxide was grown in wet 0, . This leads to a higher growth rate, thus minimizing the duration of the high temperature treatment. Compared to growth in dry 02 this yields more interface states and leads to surface leakage current. However, the last oxide, which is also used as a mask to obtain a shallow implantation, was grown in dry Oz which results in Si02 with a high quality S'02/S' interface. It was also important to keep the furnace tubes clean prior to any high temperature treatment of the silicon wafers . For this purpose, prior to any high temperature step, the furnace tubes were cleaned at 1100'C with a mixture of 02 and trichloroethane (C2 H3C1 3) [9] in order to remove the metallic impurities . Moreover, the processed silicon wafers were cooled to room temperature at a slow rate of -2°C/min to preserve the carrier lifetime .
A high phosphorus dose of 2 X 10'5 cm -2 with an energy of 80 keV was used to implant the n+ low ohmic contacts at the back side of the detector . The p + contacts on the front side were implanted at 70 keV with a boron dose of 2 X 10 15 cm -2 . The resulting sheet resistances were 72 Sl/E] for the p + layer and 30 1Z/0 for the n + layer as calculated by the program SUPREM-III [10] . The sheet resistance calculated with the same program for both the p-n-and n-n-junctions was 30 kQ/O . This value has been chosen in order to obtain a good signal/noise ratio for the detector . The junction depth simulated by SUPREM-III was 0.14~tm for the p-n-junction and 0.17~Lm for the n-njunction . We should mention that the UV light exposure of the photoresist was not done in a clean room . The wafer stepper available in our clean room could not process such large area clips (24 X 24 mm2). Therefore, a mask aligner installed temporarily outside of the clean room was used . This fabrication step had a dramatic influence on the leakage current which was enhanced by the generation of a large amount of local defects. However, in terms of leakage current magnitude, the efficacy of our fabrication process could be evaluated by measuring a few selected tiny diodes (100 X 100 IL m2 ), and values in the range of 1-25 nA/cm2 were found for a depleted zone of 100 Win. Clearly, this equipment limitation did not affect the emphasised point of our study which was the improvement of the breakdown voltage. A method commonly applied for this purpose in high-voltage power devices is using floating field limiting rings (FFLR) [11] . The FFLR method is illustrated in fig. 4 where the equipotential lines present a low curvature at the outer edge of the ring ; therefore a lower electric field is obtained after punchthrough . We used the analytical model developed by Chang and Sune [12] to calculate the optimum spacing between the main function and the FFLR in the case of one shallow ring formed by the same ion implantation as used for the main junction . The model solves the two-dimensional Poisson equation in order to obtain the electric field distribution . The structure considered was approximated by the conventional cylindrical junction . Our detectors were designed with edges of 135°and any angle of 90°was avoided, so the spherical junction case could be neglected in our calculations. The resulting electric field distribution is used to solve the ionisation integral which is related to the breakdown voltage. improvement. For this reason, the two-dimensional device and process simulation program TRENDY has been used to simulate both the breakdown voltage increase and the optimum spacing between the main junction and the FFLR . As for the analytical calculations, the conventional cylindrical junction case was considered . The depth of the main junction was kept at 0.24 p m. Fig. 6a shows a cross-section of the structure used in our simulations. The oxide charge was not taken into account in our calculations. The relative variation of the breakdown voltage obtained with a surface charge of 537 Table 1 Different cases of junctions with one and two FFLRs: optimum positions of the rings and percentage of breakdown voltage improvement .
5 X 10 11 cm -2 is less than 5% [13] . Our approximation is reasonable because the measured interface state density of our oxide is only 5.4 X 10 10 eV -1 cm -2 . A sharp electric field peak exists at the surface and at the edge of the main junction when no FFLR is used ( fig . 6b ). Three electric field peaks are obtained when one FFLR is placed at a distance of 30 I m from the main junction ( fig . 6c) . The three peaks are located at the outer edges of the main junction and the FFLR . The ring acts as a divider of the surface electric field existing between the main junction and the FFLR . The spacing leading to the highest breakdown voltage corresponds to the situation where three equivalent peaks are obtained. Table 1 summarises the results obtained for several situations with one and two FFLRs. The depth of the main junction was kept constant at 0.24 ltm for all the simulations . The optimum spacing between the ring and the main junction is found to be 45 pm for the case of one shallow ring . This result is in good agreement with the analytical result (44 pm). The breakdown voltage improvement is only 8.5% in this case. The breakdown A p-n junction with a field plate is a gate-controlled diode. Field plates have been also used for implanted silicon detectors (see for example ref. [14] ). In the case of an n-type substrate a negative potential applied at the field plate creates a depletion layer under the SiO2 layer. Consequently, the depletion region of the main junction is expanded laterally. Therefore, an increase in the effective radius of curvature is observed, so a higher breakdown voltage is expected for the junction . When the field plate is biased positively, the surface under the Si02 is in accumulation which causes a decrease in the junction's radius of curvature; therefore the breakdown voltage becomes lower. The structure represented in fig. 9a has been used to simulate with TRENDY the electric field distribution at the edge of the junction that has a field plate. Note that a spacing dig is left between the edge of the junction and the field plate. This spacing should be kept lower than the depth of the deep depletion zone of the MOS capacitor formed by the Si02 in order to have the gate control effect . Values of O < drg <_ 5 ltm were used in our simulations . Similarly to the case of FFLR simulations, the oxide charge was not taken into account. Fig.  9b shows a sharp electric field peak at the surface edge of the junction when the field plate is floating. Two electric field peaks with substantially lower intensities than in the preceding case are obtained when the field plate is biased with a voltage of -200 V ( fig . 9c) . According to fig. 9c , the field plate behaves like a voltage divider. The breakdown voltage is increased by 75%. Finally, fig. 10 shows the current-voltage characteristic of a 0.5 x 0.5 mm2 diode having a field plate biased with an increasing voltage. The breakdown voltage increases gradually with the negative voltage of the field plate.
The fabrication process of a large duolateral 2-D PSD has been presented with emphasis on the critical steps. Such a detector requires a shallow junction which represents a severe limitation to the breakdown voltage. It is shown that a 60% improvement in the detector 
